how to make a testbench in verilog

Bored Barracuda answered on November 28, 2021 Popularity 9/10 Helpfulness 2/10

answer how to make a testbench in verilog

Comment

module always_block_example;
reg clk;

initial
begin
clk = 0;
end

always
 #10 clk = ~clk;
endmodule

Popularity 9/10 Helpfulness 2/10 Language whatever

Source: technobyte.org

Tags: test-bench verilog whatever

Link to this answer
Share Copy Link

Contributed on Nov 28 2021

Bored Barracuda

0 Answers Avg Quality 2/10

Continue with Google

By continuing, I agree that I have read and agree to Greppers's Terms of Service and Privacy Policy.

Oops, You will need to install Grepper and log-in to perform this action.